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CSP Acknowledgements
3See www.chrec.org for more info
• CSP is a research project at CHREC
o NSF Center for High-Performance 
Reconfigurable Computing (CHREC)
• Founded in 2007
• Comprises 3 university sites and 
over 30 industry and government partners
• CSP is a collaborative CHREC effort
o Original partners:
• University of Florida (lead), NASA Goddard, 
and Brigham Young University
o Additional partners:
• NASA Kennedy, Honeywell, Space Micro, 
Lockheed Martin SSC, NASA Johnson, 
NASA Ames, Xilinx, Space Sciences &
Engineering and growing!
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• Code 587: Science Data Processing Branch 
o Developing new technology for spacecraft 
architectures, mission concepts, subsystem HW
o Provide strong science rationale for using 
small spacecraft platforms & constellations 
o Success with high-performance embedded 
computer family, SpaceCube (v1.0, v1.5, v2.0, and Mini)
• Space Test Program – Houston 5 (STP-H5)
o Provides sole interface to NASA for all DoD payloads 
on International Space Station (ISS)
o Provides timely spaceflight, payload readiness, 
management, and technical support for safety and integration
• ISS SpaceCube Experiment Mini (ISEM)
o SpaceCube Mini is primary communication 
bus for some DoD payloads and CSP
o Designed as functional equivalent 
of SpaceCube 2.0 in a powerful 1U package
SpaceCube Mini
SpaceCube 1.0a
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5STP-H5 ISEM Diagrams
STP-H5 Pallet
STP-H5 ISEM
STP-H5 Location on ISS
Challenges and Key Terms
• Challenges
o Escalating high-speed computing demands for both 
sensor-data and autonomous processing
o Restrained by limited bandwidth 
• Requirements
o Space environments have strict requirements and restrictions
o Performance (throughput and real-time)
o Size, Weight, Power, Cost (SWaP-C)& Reliability
• Key Terms
o FPGA (Field-Programmable Gate Array)
• Large amount of logic resources and specialized 
cores connected with configurable routing network
• Massive algorithm parallelism for immense speedup
o SoC (System on a Chip) 
• Integrated circuit that combines many 
processing technologies into a single chip
• Some applications are control-flow oriented and better suited for CPUs
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What is CSP?
• Goal
o Create a high-performance and 
reliable space-computing platform 
o Scalable and flexible to fulfill a variety 
of demands in mission requirements
o Low power, high performance,
and high reliability
• Concept
o Multifaceted hybrid computer
• Hybrid system (commercial + rad-hard)
• Hybrid processor (multicore CPU 
+ FPGA subsystem) Xilinx Zynq
o Selective population scheme
• Pick-and-choose commercial or rad-hard components
o Flexible algorithm acceleration with hybrid architecture
CSPv1 COTS Configuration
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Environmental Testing
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Thermal, Vacuum, & Vibration
• ISEM required to undergo 
workmanship-level Random 
Vibration and Thermal Cycle Test
• Random Vibration Test
o Performed to identify latent 
defects and manufacturing 
flaws in hardware
• Thermal Vacuum 
o To confirm expected performance 
of device in temperature ranges 
enveloping mission conditions
o Two cycles in vacuum with full 
functional tests at each plateau 
Random Vibration Test Levels
20 Hz @ 0.01 g2/Hz
20 to 80 Hz @ +3dB/oct
80 to 500 Hz @ 0.04 g2/Hz
500 to 2000 Hz @ -3dB/oct
2000 Hz @ 0.01 g2/Hz
Overall Level = 6.8 grms
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Zynq Scrubbing and Reliability
• 7 Series Scrubbing
o FPGA configuration logic is susceptible to 
upsets and must be corrected continuously
o Multiple scrubber implementations 
customizable to design needs 
o Bare metal and Linux applications
• Two Beam Tests Conducted
o Los Alamos 
Neutron Science 
Center (LANSCE)
o Canada’s National 
Laboratory for 
particle and nuclear
physics (TRIUMF)
• Hybrid Scrubber Verified
o Single and multi-bit upsets observed 
CSP (eval board)
4 ZedBoards
(Zynq Bare Metal 
Tests)
Neutron Beam Setup (TRIUMF)
Even Multi-Bit Upset, FRAD: 401B99, Global: 0
Scrubbing FRAD: 401B99...
FAULT DETECTED! FRAD: 401b99, Word: 63, 
Bit(s): 60
WORD HAD MULTIPLE BITS UPSET WITH 
2 ERRONEOUS BITS
Word: 63 | Expected: 0, Actual: 60
Scrubbing of FRAD: 401B99 Finished!
Done Scrubbing Multi..
HYBRID SCRUBBING LOG OUTPUT:
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Neutron Beam Testing and Results
• Neutron CSP Results1 (LANSCE and TRIUMF)
o Linux readback and bare 
metal hybrid scrubber verified
o Verified operation of rad-hard
hardware watchdog
o Most errors caused by faults 
in memory subsystem
• Neutron Bare Metal Zynq Test (TRIUMF)
o Caches play a major role 
in system reliability
• Difficult to measure L1 cache faults
• “No Cache” tests had 
significantly lower error rate
• Soft error rate decreased by
~160x when disabling L2 cache
Backtrace Histogram (LANSCE)
(Process/Kernel Cross section)
DRAM, 
80
L2 
Cache, 
1935
Other, 
447
Sources of Linux Error 
Events (LANSCE)
Flight CSP (LANSCE)
with calibration lasers
1Neutron Radiation Test Results of the Linux Operating System Executing within the CHREC Space Processor (CSP), MAPLD 2015
CSP Single-Event Effect Neutron Test Results, CSP Presentation11
ISEM Configuration
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ISEM-CSP Hardware
• ISEM-CSP Flight Box Hardware Configuration
o ISEM-CSP flight box is able to fit four 
boards in a 1U form-factor: 
• Two hybrid flight CSPv1 boards (CSP0, CSP1)
• One power/interface board 
• One custom backplane interconnect board 
• Connections
o Two CSPv1 boards have a master-
slave configuration 
• CSP0 receives ground commands and 
forwards requests to CSP1 as necessary 
o All ingoing and outgoing communication 
is through power/interface board 
o Backplane is central interconnect 
interface connecting all boards together
• CSP0 and CSP1 are interconnected by 
two SpaceWire and UART interfaces
ISEM-CSP Flight Box
ISEM-CSP Testbed Setup
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ISEM-CSP Software
• Wumbo Linux
o Lightweight and customizable Linux 
distribution based initially on Arch Linux
• Core Flight Executive & Core Flight System (cFE/CFS)
o NASA Goddard’s reusable flight software framework
• Open-source version available at SourceForge
• CFS is several supporting applications and libraries 
o Added several apps for CSP 
• File Transfers: CIB file uploads, HRT streaming 
downloads, & inter-CSP transfers
• Image Processing: Thumbnailing,
JPEG2000 compression, & Image classification
• FPGA Scrubber
• Ground Station
o NASA Marshall’s Telescience Resource Kit (TReK)
o NASA Goddard’s Interoperable Remote Component (IRC)
o Custom Python scripts for image display
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Ground Station Windows
Example Health and Status Window Example Commanding Window
Python Image Display
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Mission Objectives
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Primary Objectives 
• Advance TRL of Xilinx Zynq SoC in Low Earth Orbit
o One of many devices that are being considered for next 
generation of space-processing devices 
• Monitor and record upset rates of both 
processing system (CPU) and 
programmable logic (FPGA) of Zynq
o Focusing on performance of ARM
cores, as well as, L1 and L2 caches
• Perform image-processing techniques including 
noise reduction and image enhancement on 
terrestrial-scene data products
o Hardware acceleration in FPGA fabric compared with 
processing on ARM cores with NEON acceleration
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Secondary Objective:
Space Middleware - ADDAM
• System for dependable, distributed,
and parallel computation
o Self-recovering distributed system 
adopting roles of coordinator or worker as needed
o Targeting onboard processing and task management
• Platform for building software fault-tolerance
o Operating using task division
• Coordinator process assigns tasks to
worker process, receives results
o Dependability through task redundancy,
task reassignment for worker failure,
and failover on coordinator failure
• Supported by management threads
providing fault awareness
ADDAM: Adaptive Dependable Distributed Aerospace Middleware
WW
W
C
Coordinator
Workers
Coordinator
Tasks
0      1      …    N
Task Thread Task Thread
Worker
Tasks
Worker
Tasks
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Secondary Objective:
Uploads & Partial Reconfiguration
• Upload Capability
o System software supports upload of 
application binaries, bitfiles, and
kernel updates
o Separate boot partition for 
uploading new images
• Partial Reconfiguration (PR)
o Process of changing a specialized 
section of reconfigurable hardware 
circuitry during operational runtime 
• Mission Availability: Large suite of 
applications to swap in
• Fault Tolerant Designs 
• Post-mission extendible operation 
with quick and seamless post-
launch functional updates
Example Designs 
with PR Regions 
Purple Boxes 
Denote PR Regions
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Secondary Objective:
Device Virtualization
• CSP hosts new OpenCL stack using 
flexible accelerator contexts
o Automatic design of multiple configurable, 
high-performance accelerators from C kernels
• Merges individual accelerators into multiple PR 
modules to save area, increase flexibility
• Fast (< ~1s) kernel compiles by abstracting over FPGA
• Fast switches for resident module (1ks cycles)
o Platform layer optimized for Zynq
• Decouples applications/designers 
from details of FPGA hardware
o Host-enforced security, energy policies (app 
never directly configures FPGA hardware)
o Lifetime addition/optimization of app 
acceleration by uploading library patches
o Flexibility to support dynamic optimizations
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HLS with Reconfiguration 
Contexts and Supernets
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Conclusions
• Major challenges lie ahead
o Escalating app demands in harsh environments
o Tightening constraints of platform, budget, process
o Necessitates adeptly doing more with less
• CHREC Space Processor on STP-H5
o Focus upon validating new CSPv1 flight design
• Concept of multifaceted hybrid design
o Download exciting science and technology results
• Record vital heath & status, images, and upset rates
o Push the bounds of possibility in space
• Demonstrate experimental technology and 
methods in space with secondary objectives
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More information?  
Dr. Alan D. George (PI), Professor of ECE and Director
NSF Center for High-performance Reconfigurable Computing (CHREC)
University of Florida, Dept. of Electrical and Computer Engineering
Room 327, Larsen Hall, 968 Center Drive, POB 116200Gainesville, FL 32611-6200
Office: (352)392-5225, Fax: (352)392-8671, Lab: (352)392-9038
Email: ageorge@ufl.edu or george@chrec.org
Gary Crum, Aerospace Technologist - Data Systems
Code 587 - Science Data Processing Branch
NASA Goddard Space Flight Center
Building 23, Room W315 Greenbelt, MD 20771
Office: (301) 286-3713
Email: gary.a.crum@nasa.gov
Dr. Mike J. Wirthlin, Professor of ECE
NSF Center for High-performance Reconfigurable Computing (CHREC)
459 Clyde Building, Brigham Young University, Provo, Utah 84602
Office: 801-422-7601
Email: wirthlin@ee.byu.edu
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Questions?
